
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
28
SSTE32882HLB
7201/14
SSTE32882HLB
1.35V/1.5V REGISTERING CLOCK DRIVER WITH PARITY TEST AND QUAD CHIP SELECT
COMMERCIAL TEMPERATURE
Voltage Waveforms for Setup and Hold Times–Hold Time Calculation
VSS
Hold Slew Rate
Falling Signal
Rising Signal
TR
TF
VREF(DC) - VIL(DC) MAX
TR
=
VIH(DC) MIN - VREF(DC)
TF
=
VDDQ
VIH(AC) MIN
VIH(DC) MIN
VREF(DC)
VIL(DC) MAX
VIL(AC) MAX
nominal
slew rate
nominal
slew rate
DC
to
VREF
region
DC
to
VREF
region
CK
tSU
tH
tSU
tH